8 to 15 years' experience in CPU power design including design analysis, benchmarking, modeling and simulation. Experience and working knowledge of CPU architectures and workload modeling for power. RISC-V architecture familiarity and experience is a plus. Familiarity with Verilog and SystemVerilog