Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms.

As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to the development and optimization of state-of-the-art graphics and sensing algorithms. You will work closely with researchers, architects, and designers in creating test bench requirements and test cases for multiple state-of-the-art IPs.

Responsibilities

1. Work with researchers and architects defining verification plans for each of the different core IP.
2. Define and track detailed test plans for the different modules and top levels.
3. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
4. Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
5. Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
6. Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Minimum Qualifications

1. Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta.
2. ASIC development cycle industry experience.
3. 3+ years of hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.
4. 3+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
5. Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
6. Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
7. Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.

Preferred Qualifications

1. Experience in development of UVM based verification environments from scratch.
2. Experience with Design verification of GPUs and GFX accelerators.
3. Experience with revision control systems like Mercurial(Hg), Git or SVN.
4. Experience with low power design.
5. Experience working across and building relationships with cross-functional design, model and emulation teams.

Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics.

Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures.