Job Responsibilities

1. To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture.
2. Participating in Architecture definition and modeling, verification test plan and testbench.
3. Developing the micro-architecture specification, RTL in Verilog/System Verilog, performance/speed/power goals.
4. Bring up the chip in lab, composing bring-up scripts.
5. Collaborate with verification, software and system teams to ensure a successful product delivery.

Required Skills

1. MS with 10+ years or PhD with 8+ years, 5+ years in ASIC design team lead.
2. Experience in logic design on high-performance data center chip and integration of acquired IP blocks.
3. Good knowledge on ASIC design and verification methodologies and flows.
4. Hands-on experience: System Verilog, C++, Perl/Python, UVM, Synthesis, Formal Verification, Static Timing Analysis.
5. Experience with processor design, AI/Deep Learning, PCIe/DDR, FPGA emulation.
6. Proven track record as ASIC design on several production tape-outs.
7. Excellent written and verbal interpersonal skills.