Employer
Register
Sign in
Home
Search Jobs
Blogs
Career Tips
System Level Architect / Principal Engineer
Synopsys
Sorry the Job you are looking for is no Longer available
Job Summary
Location
,QC H2B
Job Type
Contract
Visa
Any Valid Visa
Salary
PayRate
Qualification
BCA
Experience
2Years - 10Years
Posted
01 Dec 2024
Share
Job Description
Category Engineering Hire Type Employee Job ID 6936 Remote Eligible Yes Date Posted 22/10/2024 System Level Architect / Principal Engineer
You will be part of an R&D team developing >100Gbps NRZ and PAM4 serial-link transceivers as part of our Enterprise Serdes team for PCIe and Ethernet protocols. We are looking for an engineer with theoretical knowledge and practical experience to contribute and to lead the team. You will work with a cross functional design team of analog and digital designers, and hardware engineers.
You will be involved in all stages of development including:
Architecture : definition of architecture and specifications for the transmitter and receiver
Modelling: design and maintenance of the system level model
Sign-off : system level simulation of the design performance across multiple protocols and channels
Silicon : qualification and correlation of performance and algorithms in silicon
Customers: assisting customers on system level performance and algorithmic issues
You have a MSc or PhD in Electrical or Computer Engineering.
Due to the cross disciplinary nature of this position, key qualifications include one or more of the following…
Modelling - experience in Matlab/Simulink/C modeling of circuits and systems
Communications theory - equalization, coding, noise/crosstalk filtering
Digital - background in digital signal process (DSP)
Analog - background in high-speed analog CMOS circuit design
Hardware - awareness on per-protocol handing of RX and TX adaptation ; hands on experience in measurement of transceiver performance
Experience:
Familiarity with modelling of SERDES transmitters and receivers in Matlab or similar tool
Knowledge of circuit topologies in high-speed Rx/Tx SerDes PHY
Understanding of Tx/Rx equalization techniques.
Knowledge of CDR architectures and CDR loop dynamics
Experience in analyzing link budgets for either NRZ and PAM4 high-speed serial links
Knowledge about common high-speed serial data protocols including Ethernet, OIF, JESD, CPRI
Experience in lab testing of high-speed serial links
Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact
Other Smiliar Jobs
There are no data records to display.