Job role: Lead DV IP Verification Engineer Job Location : San Francisco CA / Sunnyvale CA Job description: Architect and Create verification environments using System-Verilog and UVM (Universal verification) methodology for IP verification. IP verification must have and SoC verification good to h