Immediate need for a talented Digital Design Engineer . This is a 12+ Months Contract opportunity with long-term potential and is located in Burlingame, CA (Remote) . Please review the job description below and contact me ASAP if you are interested.

Job ID:24-52265

Pay Range: $70 - $75/hour. Employee benefits include, but are not limited to, health insurance (medical, dental, vision), 401(k) plan, and paid sick leave (depending on work location).

Key Responsibilities:

• The team is responsible for doing digital design for graphics IP and is looking for an individual to collaborate on µArchitecture development and perform RTL coding on the next version of our IP.
• This individual will have the opportunity to work on block design implementation for an IP that is going into future AR products.
• The ideal candidate will collaborate with a team of designers to work on graphics IP development.
• Own ASIC IP RTL implementation for IP blocks.
• Ensure RTL written meets quality checks like Lint/CDC/RDC.
• Collaborate closely with design team members, technical leads and the architecture team to ensure the block meets the power and performance requirements.
• Collaborate closely with the verification team to develop test plans and review test coverage.
• Perform IP integration
• Supervise the RTL-to-GDS flow and assist with synthesis and timing closure
• Work with FPGA engineers to perform early prototyping
• Support hand-off and integration of blocks into larger SOC environments
• Assist with Algorithm analysis.
• Performance is measured based on meeting deadlines by delivering on time while meeting code quality metrics and DV quality metrics.

Key Requirements and Technology Experience:

• Skills-Digital Design, µArchitecture, RTL Coding, SystemVerilog, Scripting, ASIC, Block Integration.
• Education: BS Electrical Engineering/Computer Science/Computer Engineering or equivalent experience.
• 4+ years of experience as a Digital Design Engineer.
• Recent experience with IP RTL coding within the past 2-3 years, specifically for ASIC (Per CWAM, anything beyond would be a challenge)
• Experience having worked on a design from scratch – code from the ground up (outline / provide project work, if available)
• Experience in RTL coding and coding for low power in ASICs.
• Experience in digital design µArchitecture.
• Strong experience with Verilog and SystemVerilog coding.
• Perl, TCL and Python (or similar) scripting experience.
• MSEE/CS or equivalent experience
• Experience developing IP for Graphics Processing Unit (GPU), CPU, Compression, or Video ASICs – experience working on coding for these industries (typically aligns with what this team is doing)
• Recent track record of projects where individual coded from ground up that were successfully taped out.
• Strong verbal and written communication skills.
• Note- Remote Opportunity/Candidates in Pacific time zone will be preferred.

Our client is a leading IT Industry, and we are currently interviewing to fill this and other similar contract positions. If you are interested in this position, please apply online for immediate consideration.

Pyramid Consulting, Inc. provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state or local laws.

By applying to our jobs you agree to receive calls, AI-generated calls, text messages, or emails from Pyramid Consulting, Inc. and its affiliates, and contracted partners. Frequency varies for text messages. Message and data rates may apply. Carriers are not liable for delayed or undelivered messages. You can reply STOP to cancel and HELP for help. You can access our privacy policy here .