Design Verification Engineer

job
  • Wipro
Job Summary
Location
Redmond ,WA 98052
Job Type
Contract
Visa
Any Valid Visa
Salary
PayRate
Qualification
BCA
Experience
2Years - 10Years
Posted
02 Jan 2025
Share
Job Description
  • 6 to 10 years of experience in DV.
  • Testbench development – System Verilog Universal Methodology (“UVM”), Python, and C tests
  • Integration/development of C tests/Application Programming Interface (“APIs”) and software build flow.
  • Good experience with Python.
  • Integration of UVM testbenches.
  • Test development and debug, including without limitation tests for functionality, power, performance, error, and connectivity, both for RTL and Gate Level Netlist Design Under Test, tests for functional and code coverage improvements.
  • Continuous integration and/or regression testing setup and debug for simulation at both RTL and Gate Level Netlist.
  • Unified Power Format (“UPF”) power aware simulation/emulation.
  • XProp simulation/regression TestBench creation and maintenance.
  • Coverage collection and closure.
  • Documentation of tests, testbench, use-cases, exclusions, and status.
Other Smiliar Jobs
 
Mulesoft Integration Architect
  • Toronto, ON
  • 2 Days ago
RTL Engineer
  • San Francisco, CA
  • 2 Days ago
Desktop Support Specialist
  • Battle Creek, MI
  • 2 Days ago
Procurement Manager
  • Dallas, TX
  • 2 Days ago
Salesforce Technical Lead
  • Mount Laurel, NJ
  • 2 Days ago
Desktop Support
  • Mounds View, MN
  • 2 Days ago
Desktop Support
  • Memphis, TN
  • 2 Days ago
Desktop Support
  • Boston, MA
  • 2 Days ago
Sr HR Compliance Manager
  • Dallas, TX
  • 2 Days ago
Sales Practitioner - Banking, Capital Market and Insurance Vertical
  • Dallas, TX
  • 2 Days ago
Hardware Engineer
  • San Jose, CA
  • 6 Days ago
Senior Business Analyst
  • Chicago, IL
  • 6 Days ago
Salesforce Technical Lead
  • Mount Laurel, NJ
  • 5 Days ago
Firmware Engineer
  • Austin, TX
  • 5 Days ago
Firmware Engineer
  • Austin, TX
  • 5 Days ago